

Exhibit A

Exhibit A1: Proposed Constructions for the '060 and '160 Patents

Exhibit A2: Proposed Constructions for the '506 Patent

Exhibit A3: Proposed Constructions for the '339 Patent

Exhibit A4: Proposed Constructions for the '918 and '054 Patents

Exhibit A1: Proposed Constructions for the '060 and '160 Patents

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
<p>“die interconnect[s] in electrical communication with the . . . group of array dies and not in electrical communication with the . . . group of at least one array die”</p> <p>'060: claims. 1, 11, 20, 29; '160: claim 1</p>	<p>Plain and ordinary meaning, that is, “electrical communication” is different from “electrical connection”</p>	<p>Plain and ordinary meaning, <i>i.e.</i>, does not require importing a “data port” or “responsiveness” limitation into the claim to require electrical communications (or lack of electrical communications) between the die interconnect(s) and the data ports of the array die(s)</p>	
<p>“the second driver size being different from the first driver size”</p> <p>'160: claim 1</p>	<p>Plain and ordinary meaning, that is, the size of the second driver being different from the size of the first driver</p>	<p>“the physical dimensions of the second driver being different from the physical dimensions of the first driver”</p>	
<p>“The memory package of claim 1, wherein a first number of array dies in the first group of array dies and a second number of at least one array die in the second group of at least one array die are selected in consideration of a load of the first die interconnect and a load of the second die</p>	<p>Not indefinite</p>	<p>Indefinite</p>	

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
<p>interconnect so as to reduce a difference between a first load on the first data conduit and a second load on the second data conduit, the first load including a load of the first die interconnect, and a load of the first group of array dies, and the second load including a load of the second die interconnect and a load of the second group of at least one array die.”</p> <p>’060: claim 7</p>			
<p>“array die”</p> <p>’060 and ’160: all asserted claims</p>	[Agreed]	[Agreed]	“array die that is different from a DRAM circuit”
<p>“chip select conduits” / “chip select conduits”</p> <p>’060: claims 6, 11-14, 16-19, 20-21, 23-28</p>	[Agreed]	[Agreed]	Plain and ordinary meaning
<p>“A memory package”</p> <p>’060 and ’160: all asserted claims</p>	[Agreed]	[Agreed]	The preamble is limiting

Exhibit A2: Proposed Constructions for the '506 Patent

Term (Patent/Claim)	Netlist's Proposed Construction	Micron's Proposed Construction	Court's Construction
<p>“one or more previous operations” '506: claims 1-3, 11, 15, 16</p>	<p>one or more previous memory operations</p>	<p>“one or more previous memory operations” where “memory operations” are different from leveling operations</p>	
<p>“before receiving the input C/A signals corresponding to the memory read operation, determining the first predetermined amount based at least on signals received by the first data buffer” '506: claim 14</p>	<p>The step of “determining the first predetermined amount based as least on signals received by the first data buffer” occurs before the earlier recited step of “receiving . . . input C/A signals”</p>	<p>“during one or more previous memory operations, determining the first predetermined amount based at least on signals received by the first data buffer” where “memory operations” are different from leveling operations</p>	
<p>“A memory module operable in a computer system to communicate with a memory controller of the computer system via a memory bus including control and address (C/A) signal lines and a data bus, the memory module comprising” '506: claim 1</p>	<p>[Agreed]</p>	<p>[Agreed]</p>	<p>The preamble is limiting</p>

Exhibit A3: Proposed Constructions for the '339 Patent

Term (Patent/Claim)	Netlist's Proposed Construction	Micron's Proposed Construction	Court's Construction
<p>“to actively drive a respective byte-wise section of the N-bit wide write data”</p> <p>'339: claim 1¹</p>	<p>to “drive” means “enabling only one of the data paths while the other possible paths are disabled” (i.e., no further construction necessary)</p>	<p>Adopts and applies the Court's adoption of the “fork-in-the- road” configuration and rejection of the “straight-line” configuration to construe “drive” to mean “enabling only one of the data paths while the other possible paths are disabled,” <i>i.e.</i>, “to enable only one of the data paths for the respective byte-wise section of the N-bit wide write data while the other possible data paths for the same respective byte-wise section of the N-bit wide write data are disabled”</p>	
<p>“to actively drive a respective section of the N-bit wide write data”</p> <p>'339: claim 11</p>	<p>to “drive” means “enabling only one of the data paths while the other possible paths are disabled” (i.e., no further construction necessary)</p>	<p>Adopts and applies the Court's adoption of the “fork-in-the- road” configuration and rejection of the “straight-line” configuration to construe “drive” to mean “enabling only one of the data paths while the other possible paths are disabled,” <i>i.e.</i>, “to enable only one of the data paths for the respective section of the N-bit wide write data while the other possible data paths for the same respective</p>	

¹ The parties' proposed constructions for the “drive” terms in '339 claims 11, 19 and 27 mirror the proposed constructions for '339 claim 1. *See* Dkt. 69-1 at 16-20 (Netlist's proposed constructions), Dkt. 69-2 at 6-22 (Micron's proposed constructions).

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
		section of the N-bit wide write data are disabled”	
<p>“actively drive a respective section of the [first/second] N-bit wide data”</p> <p>’339: claim 19</p>	<p>to “drive” means “enabling only one of the data paths while the other possible paths are disabled” (i.e., no further construction necessary)</p>	<p>Adopts and applies the Court’s adoption of the “fork-in-the-road” configuration and rejection of the “straight-line” configuration to construe “drive” to mean “enabling only one of the data paths while the other possible paths are disabled,” <i>i.e.</i>, “enable only one of the data paths for a respective section of the [first/second] N-bit wide data while the other possible data paths for the same respective section of the [first/second] N-bit wide data are disabled”</p>	
<p>“drive the respective n-bit section of the write data”</p> <p>’339: claim 27</p>	<p>to “drive” means “enabling only one of the data paths while the other possible paths are disabled” (i.e., no further construction necessary)</p>	<p>Adopts and applies the Court’s adoption of the “fork-in-the-road” configuration and rejection of the “straight-line” configuration to construe “drive” to mean “enabling only one of the data paths while the other possible paths are disabled,” <i>i.e.</i>, “enable only one of the data paths for a respective n-bit section of the write data while the other possible data paths for the same respective n-bit section of the write data are disabled”</p>	
<p>“drive the respective n-bit section of the read data”</p>	<p>to “drive” means “enabling only one of the data paths while the other possible paths are</p>	<p>Adopts and applies the Court’s adoption of the “fork-in-the-road” configuration and rejection of the “straight-line” configuration to construe “drive” to</p>	

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
'339: claim 27	disabled” (i.e., no further construction necessary)	mean “enabling only one of the data paths while the other possible paths are disabled,” <i>i.e.</i> , “enable only one of the data paths for a respective n-bit section of the read data while the other possible data paths for the same respective n-bit section of the read data are disabled”	
<p>“N-bit wide write data”</p> <p>'339: claims 1-3, 11, 14</p>	[Agreed]	[Agreed]	“write data that is N bits in width”
<p>“in accordance with a latency parameter”</p> <p>'339: claims 1, 11, 34, 35</p>	[Agreed]	[Agreed]	”a time period wherein the start of the time period depends on at least a latency parameter”
<p>“A N-bit-wide memory module mountable in a memory socket of a computer system and configurable to communicate with a memory controller of the computer system via address and control signal lines and N-bit wide data signal lines, the N-bit wide data signal lines including a plurality of sets of data signal lines, each set of data signal</p>	[Agreed]	[Agreed]	The preamble is limiting.

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
<p>lines is a byte wide, the memory module comprising”</p> <p>’339: claim 1</p>			
<p>“A N-bit-wide memory module mountable in a memory socket of a computer system and configured to communicate with a memory controller of the computer system via address and control signal lines and N-bit wide data signal lines, the N-bit wide data signal lines including a plurality of sets of data signal lines, the memory module comprising”</p> <p>’339: claims 11, 19</p>	<p>[Agreed]</p>	<p>[Agreed]</p>	<p>The preamble is limiting</p>

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
<p>“A memory module mountable in a memory socket of a computer system and configurable to communicate with a memory controller of the computer system via address and control signal lines and data signal lines, the data signal lines including a plurality of sets of data signal lines, each set of data signal lines is n bit wide, the memory module comprising”</p> <p>'339: claim 27</p>	<p>[Agreed]</p>	<p>[Agreed]</p>	<p>The preamble is limiting</p>

Exhibit A4: Proposed Constructions for the '918 and '054 Patents

Term (Patent/Claim)	Netlist's Proposed Construction	Micron's Proposed Construction	Court's Construction
<p>“first” / “second” / “third” / “fourth” “regulated voltages”</p> <p>'918: all claims</p>	<p>plain and ordinary meaning (i.e., no further construction necessary beyond the Court's construction in <i>Samsung I</i>)</p>	<p>“first regulated voltage that is distinct from the second, third, and fourth regulated voltages” / “second regulated voltage that is distinct from the first, third, and fourth regulated voltages” / “third regulated voltage that is distinct from the first, second, and fourth regulated voltages” / “fourth regulated voltage that is distinct from the first, second, and third regulated voltages”</p>	
<p>“first” / “second” / “third” / “fourth” “voltage amplitude”</p> <p>'918: all claims</p>	<p>plain and ordinary meaning (i.e., no further construction necessary beyond the Court's construction in <i>Samsung I</i>)</p>	<p>“first voltage amplitude that is distinct from the second, third, and fourth voltage amplitudes” / “second voltage amplitude that is distinct from the first, third, and fourth voltage amplitudes” / “third voltage amplitude that is distinct from the first, second, and fourth voltage amplitude” / “fourth voltage amplitude that is distinct from the first, second, and third voltage amplitude”</p>	
<p>“at least three regulated voltages”</p> <p>'054: claims 1-15</p>	<p>plain and ordinary meaning (i.e., no further construction necessary beyond the Court's construction in <i>Samsung I</i>)</p>	<p>“at least three distinct regulated voltages”</p>	
<p>“plurality of regulated voltages”</p> <p>'054: claims 16, 24</p>	<p>plain and ordinary meaning (i.e., no further construction necessary beyond the</p>	<p>“plurality of distinct regulated voltages”</p>	

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
	Court’s construction in <i>Samsung I</i>)		
<p>“a second plurality of address and control signals”</p> <p>’918: claims 1-3, 4-7, 9-13, 15, 21</p>	<p>plain and ordinary meaning (i.e., no further construction necessary beyond the Court’s construction in <i>Samsung I</i>)</p>	<p>“a second plurality of address and control signals that are distinct from a first plurality of address and control signals”</p>	
<p>“dual buck converter” / “dual-buck converter”</p> <p>’918: claims 2, 17, 28</p> <p>’054: claim 15</p>	<p>“a buck converter with two regulated voltage outputs” (i.e., no further construction necessary beyond the Court’s construction in <i>Samsung I</i>)</p>	<p>“buck converter with two outputs outputting two distinct regulated voltages”</p>	

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
<p>“pre-regulated input voltage” / “input voltage”</p> <p>’918: claims 16-22, 30</p>	<p>plain and ordinary meaning (i.e., no further construction necessary beyond the Court’s construction in <i>Samsung I</i>)</p> <p>(this claim construction issue was raised in <i>Samsung I</i>, with the Court rejecting the construction Micron now proposes, <i>see</i>, Dkt. 110-05 at 81:20-82:9)</p>	<p>plain and ordinary meaning, where “a pre-regulated input voltage” is different from “an input voltage”</p> <p>(this is a new claim construction issue that was not raised or decided in <i>Samsung I</i>, <i>see</i> Dkt. 109 at 14-15)</p>	
<p>“A memory module”</p> <p>’918 and ’054: all claims</p>	<p>The preamble is limiting</p>	<p>The preamble is non-limiting</p>	
<p>“converter circuit”</p> <p>’918: all claims</p>	<p>Not subject to § 112, ¶ 6; plain and ordinary meaning, i.e., a circuit for voltage conversion</p>	<p>This is a means-plus-function limitation.</p> <p><u>Function (claim dependent)</u></p> <p>(i) “provid[ing] a fourth regulated voltage having a fourth voltage amplitude”;</p> <p>(ii) “reduc[ing] the pre-regulated input voltage to provide a fourth regulated voltage”;</p> <p>(iii) “provid[ing] the fourth regulated voltage”;</p> <p>(iv) “reduc[ing] the pre-regulated voltage input to provide the fourth regulated voltage”</p>	

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
		The corresponding structure that is “configured to” perform the recited functions is a “converter circuit,” as described in the ’918 patent at 29:18–64.	
<p>“first circuit” ’054: claims 1-13, 15</p>	<p>plain and ordinary meaning</p>	<p>“a circuit that is different from a memory module controller”</p>	
<p>“at least one circuit” ’918: claims 1-3, 5-7, 9-13, 15, 21</p>	<p>Not subject to § 112(6); plain and ordinary meaning.</p> <p>If subject to §112(6), then:</p> <p>Function: (i) receive a first plurality of address and control signals via [the first/a second] portion of the plurality of edge connections, and (ii) output a second plurality of address and control signals to the plurality of SDRAM devices.</p> <p>Structures: As described in 21:14-23, 23:27-31, 23:41-</p>	<p>This is a means-plus-function limitation.</p> <p><u>Function (claim dependent)</u></p> <p>(i) “receiv[ing] a first plurality of address and control signals via the first portion of the plurality of edge connections”;</p> <p>(ii) “output[ting] a second plurality of address and control signals to the plurality of SDRAM devices”;</p> <p>(iii) “receiv[ing] a first plurality of address and control signals via a second portion of the plurality of edge connections”;</p> <p>(iv) “output a second plurality of address and control signals to the plurality of SDRAM devices”</p> <p>The corresponding structure that is “operable to” perform the recited functions is a “circuit that is different from a memory module controller,” as described in the ’918 patent at 21:14–26:65, 29:33–54.</p>	

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
	24:8 or equivalents thereof.		
<p>“controller”</p> <p>’918: claims 12, 18-19, 25-26</p> <p>’054: claims 5, 7-13, 16-17, 23-25, 29-30</p>	<p>Not subject to § 112(6) and not indefinite; plain and ordinary meaning.</p> <p>To the extent that “controller” is a § 112(6) term, the function and corresponding structure vary for each claim, contrary to Micron’s attempt to aggregate all functions into the term.</p> <p>Structures: ASIC, PLD, CPLD, FPGA, custom-designed semiconductor device as described in 23:1-27, 24:35-37, 25:8-31, 29:33-54, 32:49-51 or equivalents thereof.</p>	<p>This is a means-plus-function limitation.</p> <p><u>Function in ’918 Patent (claim dependent)</u></p> <p>(i) “receiv[ing] the trigger signal, wherein, in response to the trigger signal, the controller performs a write operation to the non-volatile memory”;</p> <p>(ii) “receiv[ing] the signal, wherein the controller executes a write operation in response to the signal”;</p> <p>(iii) “receiv[ing] the signal, wherein, in response to the signal, the controller executes a write operation”</p> <p><u>Function in ’054 Patent (claim dependent)</u></p> <p>(i) “perform[ing] one or more operations including a write operation to transfer data to non-volatile memory” “in response to the trigger signal”;</p> <p>(ii) “perform[ing] one or more operations in response to the voltage monitor circuit detecting an amplitude change in the input voltage, and wherein the one or more operations include a write operation to transfer data into non-volatile memory”</p> <p><u>Corresponding Structure in ’918 Patent</u></p> <p>The corresponding structure that is “configured to” perform the recited functions is a “controller that is different from the at least one circuit and the voltage</p>	

Term (Patent/Claim)	Netlist’s Proposed Construction	Micron’s Proposed Construction	Court’s Construction
		<p>monitor circuit and the one or more registers,” as described in the ’918 patent at 21:14–26:65, 29:33–54.</p> <p><u>Corresponding Structure in ’054 Patent</u></p> <p>The corresponding structure that is “configured to” perform the recited functions is a “controller that is different from the first circuit and the voltage monitor circuit,” as described in the ’054 patent at 21:14–26:65, 29:33–54.</p>	
<p>“first operable state”</p> <p>’054: claims 4-7, 11-12, 16-17, 23, 25-26</p>	<p>“first operable state” is a “state in which the memory module is operated before transition”; not indefinite</p>	<p>“state in which a controller and a non-volatile memory subsystem are operatively decoupled (e.g., isolated) from a volatile memory subsystem by at least one circuit”</p> <p>In the alternative, indefinite</p>	
<p>“second operable state”</p> <p>’054: claims 4-7, 11-12, 16-17, 23, 25-26</p>	<p>“second operable state” is a “state in which the memory module is operated after transition”; not indefinite</p>	<p>“state in which the volatile memory subsystem is operatively coupled to the controller to allow data to be communicated between the volatile memory subsystem and the nonvolatile memory subsystem via the controller”</p> <p>In the alternative, indefinite</p>	